A single chip system for ECG feature extraction by Knezevic, Sasa et al.
A single chip system for ECG feature extraction
Knezevic, Sasa; Stojanovic, Radovan; Karadaglic, Dejan; Asanin, Bogdan
Published in:







Link to publication in ResearchOnline
Citation for published version (Harvard):
Knezevic, S, Stojanovic, R, Karadaglic, D & Asanin, B 2013, A single chip system for ECG feature extraction. in
Embedded Computing (MECO), 2013 2nd Mediterranean Conference on . IEEE, pp. 88-92.
https://doi.org/10.1109/MECO.2013.6601325
General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
Take down policy
If you believe that this document breaches copyright please view our takedown policy at https://edshare.gcu.ac.uk/id/eprint/5179 for details
of how to contact us.
Download date: 29. Apr. 2020
2nd Mediterranean Conference on Embedded Computing ,,/" MECD - 2013 Budva, Montenegro 
A Single Chip System for ECG Feature Extraction 
Sasa Knezevi6, Radovan Stojanovi6 
Faculty of Electrical Engineering 




School of Engineering and Built Environment 




Faculty of Medicine 
University of Montenegro 
Podgorica, Montenegro 
basanin@ac.me 
Abstract - This paper proposes an on-line system for feature 
extraction from ECG signal. The QRS detector, RR interval 
calculator, heart rate calculator and additional modules are 
developed in VHDL code and embedded in a single FPGA chip. 
The overall design has a low hardware occupation, 1838 LEs, and 
minimal number of setting parameters, only two, sampling and 
clock rates. The achieved accuracy is 97.5%. As such, it is very 
suitable for embedding in wearable health care systems, portable 
instruments and telemedicine devices. The methodology for QRS 
detection, system architecture and preliminary testing results are 
presented. 
Keywords-FPGA; Discrete Wavelet Transform; QRS complex; 
RR interval; heart rate 
I. INTRODUCTION 
Features from ECG signal are of fundamental importance 
for monitoring health status and diagnosis of many diseases. 
Detection of QRS complexes is the first step in determining 
heart rate (HR), heart rate variability (HR V) and detecting 
cardiac arrhythmias (CA). Many algorithms for QRS detection 
exist and several of them employ Wavelet Transform (WT), 
which demonstrated good performances in analyzing non­
stationary signals, like ECG [1]. Very often, the algorithms for 
feature extraction from ECG, including QRS detection, are 
implemented off-line using dedicated software running on 
personal computer. 
On the other hand, the field of telemedicine and wearable 
health care systems are among the fastest growing areas, 
where autonomous, miniature, low-cost, ultra-low-power 
devices, usually, based on a single chip, play main role. In 
addition to digitalization, data storage and communication, 
these chips need to perform complex signal processing, all in 
real-time. It is not a trivial task considering the limitations in 
arithmetic power, memory resources, consumption budget, 
etc. 
Thus, there is an essential need to optimize different signal 
processing algorithms, including those for ECG processing, 
for their on-chip implementation. Some trials are presented in 
[2], [3] and [4], which use Digital Signal Processors (DSPs), 
Microcontrollers (MCs) or Field Programmable Gate Arrays 
(FPGAs). Among them, FPGAs have many advantages 
including low price, inherent parallelism, design and testing, 
flexibility and feasibility to transform to Application Specific 
Integrated Circuit (ASIC) design. Comparing to the 
implementations in DSPs or MCs, the FPGA design can work 
with much higher throughput, can be integrated with other 
modules on the same chip and has more processing power for 
further development of the system. 
This paper presents a trial to compromise good 
characteristics of FPGA and wavelets through the 
development and implementation of on-line single-chip 
system for QRS detection and calculation of RR intervals 
(RRI) and HR. First, ECG signal is decomposed by Discrete 
Wavelet Transform (DWT) optimized in [3]. Then, QRS 
complexes are detected by technique based on modulus 
maxima and adaptive thresholding. Last, RRI and HR are 
calculated by counter circuits and sent out in a user defmed 
format. 
In the following text, the theoretical background, the 
system architecture and preliminary testing results are 
presented. 
IT. DWT TRANSFORM AND QRS DETECTION 
In practice, DWT is computed by passing the signal 
through a Low-Pass (Ld) and a High-Pass (Hd) filters 
successively according to the Mallat's decomposition scheme 
shown in Fig. 1 [5]. For each decomposition level i, 1'Sigv, the 
Ld and Hd filters are followed by downsampling operator l2 
expressed as (xl2)[nJ=X[2nJ, what is in fact the reduction of 
sampling rate by 2. A;(n) and D;(n) are approximation and 
detail coefficients for {h decomposition level. The coefficients 
for Ld, Hd, can vary from the simplest ones like Haar, over 
Daubechies up to those like Quadratic Spline, having different 
vector lengths and, usually, floating point interpretation. The 
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Haar wavelet is considered to be the simplest one where filters 
are of two elements wide. 
Haar transform (HT) has a number of advantages; it is (i) 
conceptually simple, (ii) fast, (iii) memory efficient, since it 
can be calculated in a place without a temporary array. Also, it 
is reversible without the edge effect that can be a problem with O,(n) 
some other WTs. But, this transform has several limitations, 
mainly in signal compression and noise removal from faster 
signals, which is not an issue in case of ECG. Like any other 
WT, the HT can be generalized to an integer to integer version. 
One technique is proposed in [3], where: 
Al[n] = l;X[2n] + ;X[2n + l]J (1) 
D1[n] = X[2n] -X[2n + 1] (2) 
and L J denotes rounding operator. As seen, the 
approximation and detail coefficients can be computed by 
simple arithmetic units like adderlsubtractor and shifter, 
without multiplier, because lxl2 J=x» 1, where "»" is the right 
shift operator. 
DWT is capable of distinguishing the QRS-complexes 
within ECG signal. The Dln) coefficients across the scales 
show that the peak of the QRS complex, position of R wave, 
corresponds to the zero crossing (zc) between two modulus 
maxima within Dln). Fig. 2 illustrates the decomposition of 
real discrete ECG signal X(n) up to the 4th level, Dln), D2(n), 
D3(n) and Din). For each decomposition level, the QRS 
complex produces two modulus maxima (min and max) with 
opposite signs, with a zc between. Thus, the problem of QRS 
detection translates to the problem of finding the occurrence of 
local min, zc and local max points. Energy of QRS complex 
mainly belongs to Din) and D�(n), while higher levels contain 
components produced by motion artifacts and baseline 
wandering. It means that three levels of decomposition, DJ, D2 
and D3, are enough for QRS detection that is used in this 
project. 
� X(n)=ECG(n) �------I.� cS 





0.2 0.3 0.4 0.5 0.6 
Figure 2. ECG signal and four levels of its Haar wavelet decomposition. 
m. FPGA IMPLEMENTATION 
A. System architecture 
Block diagram of the overall system is given in Fig. 3. It 
consists of several modules and uses 50 MHz clock rate. 
50 MHz: 
,�k 
Cyclone II FPGA 
device 
ECG[n][11 .. 0] 
:2::>r--��RR""'Jnt'!C' ["� .. OI =::::q 7-segment 
RR_lnterval RR_inlJead display and 
TLC2543 AID ECG(t) (0-5 Y) 
converter 
and HR HR[6 .. 0j UART 
calcuLator I:::HRCc:_"-'::-,, ----Ii controllers 





Figure 3. Block diagram of the system for feature extraction of ECG 
signal. 
Analog signal ECG(t) is digitalized by 12bit AID 
convertor TLC2543 (TJ) under sampling frequency of 
.fs=800Hz. The digital samples ECG[n}[l1..0j are fed to the 
Haar DWT block whose outputs are details Dln)[11..0j and 
approximations Aln)[11..0j, i=1..3. The detail coefficients, 
collected during 1 s, from all levels, make arrays 
DJNCj ... l}[ll ... Oj, D2[NC2 ... 1}[ll ... Oj and 
D3[NC3 ... 1}[11... OJ, NC;=ls*fsI2', NCj=400, NC2=200 and 
NC3= 1 00. Each of these arrays is then searched by module 
LocaCm in. , LocaCmax. and Zero_cross. detector in order to 
find characteristic points, local min, zc and local max. In case 
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of their occurrence in true sequence, the Pulse _i is generated. 
Condition for successful detection of QRS complex is 
appearance of at least one Pulse _i at the inputs of OR gate. 
Afterwards, the Final yulse generator produces a 
Pulse Jar _QRS which is sent out of chip. Simultaneously, the 
Shortyulse, which represents the nsmg edge of 
Pulse Jar _QRS, is forwarded to the module RR _interval and 
HR calculator, the outputs of which are 7-segment display bits 
(for HR) and serial communication signal (RRT). 
B. Local min, max and zero crossing 
Each module Local min, Local max and Zero-cross. 
consists of 5 sub-modules: LocaC min. detector; LocaC max. 
detector; Zero_cross. detector; State machine for QRS 
recognition and Pulse generator, Fig. 4. 
Clock 
Reset Local_min. 









Di(n)[11 .. 0] detector 
Read_enable Local_min., Local_max. and Zero_cross. detector for Oi 
Figure 4. Block diagram of sub-system for detection ofQRS complexes. 
The architecture of Local min. detector and Local max. - -
detector is ahnost the same, Fig. 5, following the logic from 
Fig.6. The difference is in operators "<" or ">", calculation 
procedures for adaptive thresholds "Tn/', "Tp/, and decision 
rules for detecting local min and local max, signals 
Min_detected, Max_detected. 
Oi(n)[11..01 




Figure 5. Architecture of hardware for finding modulus maxima in DWT. 
REGS 
Di[NCi. .. 1][11 ... 01 
REGS 
Figure 6. DWT of ECG with Tp' and Tn' thresholds for finding modulus 
maxima. 
The positive and negative thresholds are adapted by: 
5 5 Tpi = -AVi+, Tni = -AVi_ 
8 8 
(3) 
where A � and A �_ present the mean values of the four 
successive maximin values, collected during 4 seconds, 
previously stored in registers REG1, REG2, REG3 and REG4, 
AVi+ = �Lr=l max(Di[k][NCiool][11..0]) (4) 
AVi_ = �Lr=l min(Di[k][NCiool][11..0]) (5) 
where D;{k}[NC.1}[l1..0} are details in kth second, k=1..4. 
Decision on local minimax is based on the contents of three 
registers REG5, REG6 and REG7 and adaptive thresholds Tp; 
or Tn;. Tn distinction to REGl. .REG4, REG5, registers REG6 
and REG7 contains three successive points D;(n)[11..0}, D;(n-
1)[11..0} and D;(n-2)[11..0j. The decision rules are as 
following: 
[[(REG7 < REG6) and (REG6 > TpJ and (REGS < 
REG6) then LocaLmax = REG6 (6) 
[[(REG7 > REG6) and (REG6 < Tni) and (REGS> 
REG6) then LocaLmin = REG6 (7) 
Fig. 7 shows a block diagram of zero-crossing circuit that 
works under principle D;(n)[11..0}>0 and D;(n-1)[11..0}<0. It 
is the same for all decomposition levels and only sign bits are 
compared. 
Sign bit from 
Di(n-1 )[11 .. 0] 
Sign bit from 
Di(n)[11 .. 0] 
Figure 7. Block diagram of circuit for detection of zero-crossings in DWT. 
C. QRS recognition 
QRS recognition is carried out using a state machine 
whose combinational inputs are Min_detected, ZC _detected 
and Max_detected. State machine has four states, Fig. 8, and 
the initial state is state of initial adaptation of the QRS 
detector, after powering-up. The initial state lasts for 5 
seconds and it serves for initial suiting of the adaptive 
thresholds, because of loading of registers REG1, REG2, 
REG3 and REG4. In the process of adaptation the quest for the 
QRS complex is not done, and the output signals 
QRS _detected and Enable_measuring are at low. After initial 
adaptation, the signal Enable_measuring becomes high and 
process of QRS detection begin. From the initial adaptation 
state, a state machine goes to the state in which the local 
minimum of D; is expected, state-Local minimum search. 
When high level appears to the input of the state machine that 
is connected to the circuit for local minimum detection, the 
machine switches to state for searching zero-crossing, state­
Zero crossing search, and after crossing zero, the state 
machine switches to the search for a local maximum of D;, 
state-Local maximum search. Detection of QRS complex is 
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successful if local max is detected after local min and zc. 
Then QRS _detected synchronized output is generated. 
QRS _detected from the state machine is fed to the 
Pulse Jjenerator, which generates Pulse _i of 30 ms duration. 
Pulse _1, Pulse j and Pulse _3 are passing through the OR 
gate creating OR Jjate yulse which is in fact the overlapped 
summation. ORJjateyulse is fed to the Finalyulse 
generator which produces Pulse Jar _QRS of 20 ms duration. 
Pulse Jar _QRS happens only if between two sequent 
OR Jjate yulses passed 200 ms that is considered as down 
physiological limit for RR interval. Simultaneously with 
Pulse Jar _QRS this circuit generates Short yulse of one clock 
duration, which is forwarded to RRT and HR calculators. 
QRS _ deteeted='O' 
Figure 8. State machine for detection ofQRS complexes. 
D. Calculating RRI and HR 
The circuit for RRI and HR calculation consists of four 
counters (Cl, C2, C3 and C4), two latch registers and one 
shifer, Fig. 9. It starts after initial adaptation, when signal 
Enable_measuring is high. Output RR _int[I 0" OJ gives binary 
equivalent of RR intervals in ms, while HR[S"OJ gives beats 
per min. C2 is clocked each 1 ms using overflow (of) of Cl, 
and latched by Shortyulse. C4 is clocked by Shortyulse and 
latched each 15 s using C3 's overflow. The final HR in beats 
per minute is obtained by left shifting "«2", that is in fact 
"x4", 60s= 15x4s. 
RR intelVal and HR calculator 
-
1m. :z: RR_inq1O .. 0] () 
Cl of. e'k C2 r-- I-:5 




Clock HR[S .. O] 
C3 C4 r-- � 
of. :5 
I 15. �d 
Enable measuring T 
Figure 9. Architecture of RR interval and HR calculator. 
IV. TESTING AND RESULTS 
Designed system was implemented on Cyclone 11 FPGA 
chip EP2C70F896C6N [6]. All modules, functions and routines 
are implemented in VHDL. Prototyping and testing was 
performed on-line using Altera's DE2-70 development board. 
TLC2543 AID converter from Tl is employed for digitizing 
ECG signals. RR intervals were transferred out via serial port, 
while HR values are observed by 7-segment displays. 
The records from the MTT-BTH Arrhythmia Database [7] 
were used to test the system. These records represent different 
heart rhythms, and contain variety of waveforms and artifacts 
that ECG feature extractor might encounter in everyday clinical 
practice. The signals are applied directly to the designed 
system, without prior filtering for noise removal or stabilization 
in term of base line. 
Only feature extractor occupies 1459 LEs of FPGA chip. 
Together with AID controller, RS232 serial communication 
module and 7-segment display module, it is 1838 LEs, that is 
2.68% of EP2C70F896C6N chip capacity. 
Fig. 10 shows the oscilographs of ECG signals and digital 
pulses at output of the QRS detector, at the pin of the FPGA 
chip, Pulse Jar _QRS. Fig. 10 (b) shows the result of the 
detection for signal affected by noise and baseline wandering. 




Figure 10. ECG signals and pulses that indicate detections ofQRS 
complexes. 
There is some delay in the detection of QRS complexes, 
because of the algorithm, Fig. 11. After the detection of local 
minimum and zero-crossing, the system should detect the local 
maximum and then to decide. The result of QRS detection at 
three levels of decomposition is shown in Fig. 11 (a), Pulse_1, 
Pulsej and Pulse_3, while Fig. 11 (b) shows PulseJor _QRS. 
The delay in the detection of QRS complex for ECG signal in 
Fig. 11 (b) is about 16 ms. 
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a) b) 
Figure II. QRS complex, individual pulses (a) and cumulative pulse (b) for 
its indication. 
The results of the detection of QRS complexes in 10 half­
hour recordings from the MLT-BIH Arrhythmia database are 
summarized in Table I. Test of QRS detector lasted for five 
hours, Testing was conducted on a total of TB=22031 beats, 
where there were FP=1 05 false detections and FN=424 missed 
detections, Using the formula ACC[%]= 1 OO(I-(FP+FN)/TB), 
for every of the records, the average accuracy of the QRS 
detector is ACCav=97,53%, It may be noted that the detection 
results vary for different signals. 
RR intervals, calculated by FPGA chip, for all 10 signals 
reproduced from the MTT-BTH Arrhythmia Database were 
recorded in *. Txt files using computer. The same signals were 
previously analyzed using the National Instrument's (NI) 
Biomedical Workbench PC software [8]. Comparison of 
results obtained using NT's software and the results achieved 
by the designed FPGA system for record no. 103 is given in 
Fig. 12. It is obvious that the results match quite well. Missed 
detections of the QRS complexes can be identified as three 
prolonged intervals on the graph of RR intervals measured by 
the FPGA chip in Fig. 12 (b), compared with the 
corresponding intervals in graph for NT's software in Fig. 12 
(a). Achieved false detections of QRS complexes, which did 
not occur for record no. 103., would be recognized by the 
appearance of RR intervals whose values are less than the 
intervals computed in computer software. 
TABLE 1. RESULTS OF REAL-TIME TESTING OF QRS DETECTOR 
Record no. TB FP FN ACC (%) 
100 2273 0 1 99.95 
101 1865 4 9 99.30 
102 2187 3 39 98.07 
103 2084 0 3 99.85 
104 2230 48 121 92.42 
105 2572 19 15 98.67 
106 2027 0 211 89.59 
107 2137 8 14 98.97 
109 2532 7 5 99.52 
111 2124 16 6 98.96 
!�. � 
� .' ...... 
. � 
'" '" 
� - - - - - - - - - -
number of measurment 
a) 
number of measurment 
b) 
Figure 12. Values of RR intervals, calculated with NI's Biomedical 
Workbench software (a), in comparison with values obtained from FPGA 
feature extractor in real-time (b). 
V. CONCLUSION 
A system and methodology for on-line QRS detection and RR 
interval and heart rate calculation are presented. All tasks are 
implemented in single FPGA chip. The system is imune on 
various noise, achieving accuracy of more than 97% behind 
low occupation of silicium resources. As such, system is ideal 
for embeded systems or wearable health care devices. 
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